


N-Channel Enhancement Mode MOSFET


- 40V/150A
- $R_{DS(ON)}=1.6m\Omega$ (typ) @VGS=10V
 $R_{DS(ON)}=2.7m\Omega$ (typ) @VGS=4.5V
- 100% UIS & RG Tested
- Reliable and Rugged
- Lead Free and Green Devices Available (RoHS Compliant)



DFN5x6_8L_EP1_P

Applications

- Power Management for Industrial DC/DC Converters



Absolute Maximum Ratings (T_A= 25°C unless otherwise noted)

Symbol	Parameter		Rating	Unit
Common Ratings				
V _{DSS}	Drain-Source Voltage		40	V
V _{GSS}	Gate-Source Voltage		±20	
I _D ^G	Continuous Drain Current	Tc=25°C	150 ^G	A
		Tc=25°C	205 ^I	
		Tc=100°C	120 ^G	
I _{DM} ^C	Pulsed Drain Current		772	
I _{DSM}	Continuous Drain Current	T _A =25°C	40	A
		T _A =70°C	32	
P _D ^B	Power Dissipation	T _C =25°C	157	W
		T _C =100°C	62	
I _S ^G	Diode Continuous Forward Current		120	A
T _{STG} , T _J	Storage Temperature Range		-55 to 150	°C
P _{DSM}	Power Dissipation	T _A =25°C	6.2	W
		T _A =70°C	4	
I _{AS} ^C	Single pulsed avalanlce Current		47	A
E _{AS} ^C	Single pulsed avalanlce energy	L=0.3mH	331	mJ
R _{θJC}	Thermal Resistance-Junction to Case		0.8	°C/W
R _{θJA} ^{AD}	Thermal Resistance-Junction to Ambient	t≤10S	20	
		Steady State	50	

Electrical Characteristics ($T_J=25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	40			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=40\text{V}$, $V_{GS}=0\text{V}$			1	μA
		$T_J=55^{\circ}\text{C}$			5	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 20\text{V}$			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	1	1.7	2.5	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$, $I_D=30\text{A}$		1.6	2.4	m Ω
		$T_J=125^{\circ}\text{C}$		2.25	3	
		$V_{GS}=4.5\text{V}$, $I_D=20\text{A}$		2.7	4.0	m Ω
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}$, $I_D=20\text{A}$		100		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}$, $V_{GS}=0\text{V}$		0.7	1	V
I_S	Maximum Body-Diode Continuous Current ^G				120	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=20\text{V}$, $f=1\text{MHz}$		3525		pF
C_{oss}	Output Capacitance			2395		pF
C_{rss}	Reverse Transfer Capacitance			55		pF
R_g	Gate resistance	$f=1\text{MHz}$	1	2	3.1	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$, $V_{DS}=20\text{V}$, $I_D=20\text{A}$		68	95	nC
$Q_g(4.5\text{V})$	Total Gate Charge			28	40	nC
Q_{gs}	Gate Source Charge			16.5		nC
Q_{gd}	Gate Drain Charge			4.5		nC
Q_{oss}	Output Charge	$V_{GS}=0\text{V}$, $V_{DS}=20\text{V}$		37		nC
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=10\text{V}$, $V_{DS}=20\text{V}$, $R_L=1\Omega$, $R_{GEN}=3\Omega$		12.5		ns
t_r	Turn-On Rise Time			9.5		ns
$t_{D(off)}$	Turn-Off DelayTime			57.5		ns
t_f	Turn-Off Fall Time			10.5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}$, $di/dt=500\text{A}/\mu\text{s}$		20		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}$, $di/dt=500\text{A}/\mu\text{s}$		60		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA} \leq 10\text{s}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(MAX)}=150^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(MAX)}=150^{\circ}\text{C}$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}=150^{\circ}\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}\text{C}$.

I. The maximum current rating is silicon limited

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)









Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Coss stored Energy




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



PDFN5×6_8L_EP1_P OUTLINE

